Research

Engineering Sciences

Title :

Development of a SPICE compatible model for single event transients for circuit simulations and its applications in SET tolerant DLL design

Area of research :

Engineering Sciences

Focus area :

SET tolerant DLL design

Principal Investigator :

Dr. B. Bindu, Associate Professor, School of Electronics Engineering, VIT University, Chennai, Tamil Nadu

Timeline Start Year :

2016

Contact info :

Details

Total Budget (INR):

44,73,502

Organizations involved